ASIC & Firmware Verification Engineer Intern
Synopsys
Markham, ON-
Number of positions available : 1
- Salary To be discussed
- Published on November 8th, 2024
-
Starting date : 1 position to fill as soon as possible
Description
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.
You Are:
Are you a highly motivated and innovative individual with a passion for digital and firmware verification? Do you thrive in dynamic environments, working alongside some of the best engineers in the industry? If so, you might be the perfect fit for our team. You are someone who is eager to dive into the world of Backplane Ethernet, PCIe, SATA, and USB SERDES products, and bring your knowledge of Verilog, System Verilog, and scripting languages to the table. You have a basic understanding of assembly language programming and RISC processors, and you're familiar with VMM/UVM verification methodology. You are organized, communicate effectively, and are ready to contribute to a highly experienced mixed-signal design team. Your hands-on experience with FPGA design and version control systems like GIT/SVN/Perforce will set you apart. If you are ready to enhance your skills and work on cutting-edge technology, we want you on our team.
What You’ll Be Doing:
- Writing modular constrained-random Verilog, System Verilog testbenches and UVM/VMM testbenches
- Executing system-level tests and validation in a prototype environment
- Performing functional coverage, assertion coverage, and code coverage
- Tracking issues in Jira and documenting in Confluence
- Creating and updating test plans and test cases
- Monitoring simulation regressions and analyzing failure cases
The Impact You Will Have:
- Ensure the reliability and functionality of high-performance digital and mixed-signal designs
- Contribute to the development of next-generation Backplane Ethernet, PCIe, SATA, and USB SERDES products
- Improve the efficiency of our verification processes through innovative testbench designs
- Collaborate with cross-functional teams to resolve complex verification challenges
- Enhance product quality by identifying and addressing potential issues early in the design cycle
- Support the continuous improvement of our verification methodologies and tools
What You’ll Need:
- Hands-on experience in writing test cases in Verilog and System Verilog
- Basic understanding of assembly language programming and RISC processors
- Familiarity with scripting languages (Python or Perl) and working in a Linux environment
- Familiarity with VMM/UVM verification methodology
- Familiarity with code quality metrics
- Knowledge of high-speed digital & mixed-signal design is desired
- Hands-on FPGA design and verification experience is desired
- Familiarity with version control systems (GIT/SVN/Perforce) is an asset
Who You Are:
- Highly organized and detail-oriented
- Excellent communication skills
- A proactive problem solver
- A team player who thrives in a collaborative environment
- Adaptable and eager to learn new technologies
The Team You’ll Be A Part Of:
You will be joining a highly experienced mixed-signal design team responsible for delivering high-end mixed-signal designs from specification development to performing functional and performance tests on the test-chips. The team is dedicated to innovation and excellence, and you will have the opportunity to work closely with experts in digital and mixed-signal engineering.
Rewards and Benefits:We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
Requirements
undetermined
undetermined
undetermined
undetermined
Other Synopsys's offers that may interest you