This recruiter is online.

This is your chance to shine!

Apply Now

Senior Analog and Mixed-Signal Design Engineer

Ottawa, ON
  • Number of positions available : 1

  • To be discussed
  • Starting date : 1 position to fill as soon as possible

In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES IP. You will be part of a growing analog and mixed signal team developing high speed analog integrated circuits in the latest process nodes. Working from SERDES standards to block specifications, you quickly identify potential circuit architectures and successful design strategies. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.


Job Responsibilities

  • Review SERDES standards to develop analog sub-block specifications.
  • Identify and refine circuit architectures to achieve optimal power, area and performance targets.
  • Propose design and verification strategies that efficiently use simulator features to ensure highest quality design.
  • Oversee physical layout to minimize the effect of parasitics, device stress, and process variation.
  • Present simulation data for peer and customer review.
  • Document design features and test plans.
  • Consult on the electrical characterization of your circuit within the SERDES IP product. Propose solutions for post-silicon design updates.


Job Requirements

  • PhD or MSc with practical analog IC design experience; degree in Electrical Engineering or Computer Engineering or other relevant field of study.
  • In depth familiarity with transistor level circuit design - sound CMOS design fundamentals.
  • Design experience with one, and familiarity with other SERDES sub-circuits: receive equalizers, samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DAC
  • Familiarity with custom digital design (i.e. high-speed critical paths).
  • Understanding of design for reliability (i.e. EM, IR, aging, etc.).
  • Understanding of layout effects (i.e. matching, reliability, proximity effects, etc.).
  • Experience with tools for schematic entry, physical layout, and design verification.
  • Hands-on experience with physical layout of high-speed circuits is a plus.
  • Understanding of SPICE simulators and simulation methods.
  • Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture.
  • Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is desired.
  • Good communication and documentation skills


Our Silicon IP business is all about integrating more capabilities into an SoC-faster. We offer the world’s broadest portfolio of silicon IP-predesigned blocks of logic, memory, interfaces, analog, security, and embedded processors. All to help customers integrate more capabilities. Meet unique performance, power, and size requirements of their target applications. And get differentiated products to market quickly with reduced risk.


At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.


Stay Connected: Join our Talent Community


Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.


Requirements

Level of education

undetermined

Work experience (years)

undetermined

Written languages

undetermined

Spoken languages

undetermined