This recruiter is online.

This is your chance to shine!

Apply Now

Sr. Staff Analog and Mixed Signal Design Engineer (PLL expertise)

Markham, ON
  • Number of positions available : 1

  • To be discussed
  • Starting date : 1 position to fill as soon as possible

Category Engineering Hire Type Employee Job ID 5987 Remote Eligible No Date Posted 18/09/2024

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are:

You are a highly skilled and experienced analog and mixed-signal design engineer with a passion for cutting-edge technology. With over 8 years of experience in CMOS analog and mixed-signal circuit design, you excel in designing and developing complex PLL systems. Your expertise in FINFET and gate-all-around CMOS technology nodes enables you to push the boundaries of high-speed SerDes designs. You have a deep understanding of PLL loop operation and are proficient in designing critical components such as VCOs, charge pumps, and voltage regulators. You thrive in a collaborative environment, providing mentorship to junior designers and working closely with layout and CAD teams. Your proficiency in Hspice, Finesim, PrimeSim, and similar simulators, along with your knowledge of digital timing tools, makes you a valuable asset to our team. If you are ready to make a significant impact on the next generation of datacenters, automobiles, and communication networks, we want to hear from you.

What You’ll Be Doing:
  • Circuit-level PLL design and PLL top-level modeling and simulation
  • Designing analog circuits such as VCOs, charge pumps, and voltage regulators
  • Custom circuit design in deep-submicron and FINFET CMOS technologies
  • Designing high-speed digital circuits such as dividers and clock distribution paths
  • Schematic entry and spice simulation of custom circuits
  • Providing mentoring and technical leadership to junior designers
  • Coordinating and interfacing with layout and CAD teams
The Impact You Will Have:
  • Enable the advancement of high-performance silicon chips for datacenters, automobiles, and communication networks
  • Contribute to the development of cutting-edge PLL designs that support high-speed SerDes applications
  • Drive innovation in analog and mixed-signal circuit design using the latest FINFET and gate-all-around CMOS technologies
  • Enhance the performance and reliability of our products through meticulous design and simulation
  • Mentor and develop the next generation of talented designers within our team
  • Collaborate with cross-functional teams to deliver high-quality designs that meet stringent specifications
What You’ll Need:
  • 8+ years of experience within CMOS analog and mixed-signal circuit design with MSEE or PhD. Candidates with a Bachelor’s degree and additional experience will also be considered
  • Detailed knowledge of PLL loop operation and design
  • Experience in designing SerDes blocks and/or PLL circuit components such as VCOs, charge-pumps, regulators, and high-speed dividers
  • Design experience in FINFET and gate-all-around CMOS technologies
  • Proficiency in Hspice, Finesim, PrimeSim, or similar spice-type simulators
  • Experience with schematic entry in Synopsys Custom Designer or similar tools
  • Knowledge of digital timing in PrimeTime and/or Nanotime is an asset
Who You Are:
  • Innovative and detail-oriented with a strong problem-solving mindset
  • Excellent communicator and collaborator, able to work effectively with cross-functional teams
  • Passionate about mentoring and developing junior engineers
  • Adaptable and eager to work with the latest technologies and methodologies
  • Self-motivated with a drive to achieve excellence in your work
The Team You’ll Be A Part Of:

You will be joining our talented PLL design team, which is dedicated to creating innovative analog and mixed-signal designs that power the next generation of high-speed communication networks and datacenters. Our team is composed of experienced engineers who are passionate about pushing the boundaries of technology and delivering high-quality, reliable designs. Together, we collaborate closely with other teams within Synopsys to ensure the seamless integration and success of our products.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.


Requirements

Level of education

undetermined

Work experience (years)

undetermined

Written languages

undetermined

Spoken languages

undetermined