DFT Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

About the department

Central DFX (CDFX) is a centralized ASIC design group within AMD’s Technology and Engineering organization.  CDFX has a global footprint with design teams located in several AMD offices in North America and Asia. 

THE ROLE: 

On a day-to-day basis, this role is responsible for DFX design methodology and CAD automation tools development to support the global DFX engineering teams across AMD. The mandate is to optimize and standardize design methodology, design and implementation of critical Design-for-Test (DFT) and Design-for-Debug (DFD) features for complex state-of-the-art APU computing, game console and GPU graphics products. 

THE PERSON:

You are looking to excel in the niche field of ASIC design where essential functionality is added to support semiconductor productization including manufacturing test, yield improvement and board debug. You are seeking to be a key contributor in delivering a high-quality design and improve AMD’s operating expenses in the millions.  

KEY RESPONSIBLITIES:

• Understand Design-for-Test (DFT) and Design-for-Debug (DFD) architecture
• Implement and deploy automated design flows to implement and verify DFT features in a complex SOC ASIC design or IP subsystem
• Perform scan ATPG design rule checking, simulation and coverage analysis
• Collaborate with IP teams to configure and embed DFT RTL
• Setup and execute design checks using both industry standard and in-house tools.
• Deliver Perl, Python, TCL scripts that provide scalable solutions key to DFT implementation
• Create block-/chip-level Design Verification (DV) test plan
• Develop test cases, behavioural functional models and testbench
• Verify block-/chip-level DFT/DFD features
• Monitor CAD and/or IP regression results, debug failures and analyze coverage

PREFERRED EXPERIENCE:

• Understanding of Design for Test methodologies and DFT verification experience (eg. IEEE1500, JTAG 1149.x, Scan, memory BIST etc.
• Experience with Mentor testkompress and/or Synopsys Tetramax/DFTMAX
• Experience with VCS simulation tool, Perl/Shell scripting, and Verilog RTL design
• Experience with Perl/Python/Tcl/Shell scripting and C
• Digital circuits and VLSI knowledge
• Experience with Verilog environment is an asset
• Strong problem solving skills
• Good object oriented programming skills (C++) is a must
• Good written and oral communication skills
• Team player with strong interpersonal skills

ACADEMIC CREDENTIALS:

• Bachelors or Masters degree in computer engineering/Electrical Engineering preferred

LOCATION: Markham, ON

#LI-MR1

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.